精品无码AV一区二区三区不卡,久久人人爽爽爽人久久久,99思思久热在线视频,久久久噜噜噜久久精品直播,潮喷高潮videossexohd潮喷

2.5V/3.3V, High Bandwidth, Hot Insertion,4-Bit, 2-Port Bus Switch with Individual Enables, PI3C3125 P2P SN74CB3Q3125.
FEATURES

? Near-Zero Propagation Delay

? 5Ω Switches Connect Inputs to Outputs
? High Bandwidth (>400MHz)
? Rail-to-Rail, or 2.5V or 3.3V Switching
5V I/O Tolerant
? 2.5V Supply Voltage Operation
Permits Hot Insertion
? Packaging (Pb-free & Green available):
  14-pin 150-mil wide plastic SOIC (W)
  14-pin 170-mil wide plastic TSSOP (L)
  16-pin 150-mil wide plastic QSOP (Q)
? Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
? Halogen and Antimony Free. “Green” Device (Note 3)
? For automotive applications requiring specific change control





















PIN CONFIGUTION
優勢替代
SN74CB3Q3125 SN74CB3Q3125.pdf

No.14297

FEATURES

? High-Bandwidth Data Path (up to 500 MHz(1))

? 5-V Tolerant I/Os With Device Powered Up or 

  Powered Down

? Low and Flat ON-State Resistance 

  (ron) Characteristics Over Operating Range

  (ron = 3 ? Typ)

? Rail-to-Rail Switching on Data I/O Ports

  0-V to 5-V Switching With 3.3-V VCC

  0-V to 3.3-V Switching With 2.5-V VCC

? Bidirectional Data Flow With 

  Near-Zero Propagation Delay

? Low Input and Output Capacitance 

  Minimizes Loading and Signal Distortion

  (Cio(OFF) = 4 pF Typ)Fast Switching 

  Frequency (fOE = 20 MHz Max)

  Data and Control Inputs Provide 

  Undershoot Clamp Diodes

  Low Power Consumption

  (ICC = 0.3 mA Typ)

? VCC Operating Range From 2.3 V to 3.6 V

? Data I/Os Support 0-V to 5-V Signaling Levels

  (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)

? Control Inputs Can Be Driven by TTL,

  5-V, or 3.3-V CMOS Outputs

  Ioff Supports Partial-Power-Down Mode 

  Operation Latch-Up Performance 

  Exceeds 100 mA Per JESD 78, Class II

? ESD Performance Tested Per JESD 22

  2000-V Human-Body Model

  (A114-B, Class II)

? 1000-V Charged-Device Model (C101)

?Supports Both Digital and Analog 

  Applications: USB Interface, Differential 

  Signal Interface, Bus Isolation, Low-Distortion Signal Gating

PIN CONFIGUTION
網站地圖