精品无码AV一区二区三区不卡,久久人人爽爽爽人久久久,99思思久热在线视频,久久久噜噜噜久久精品直播,潮喷高潮videossexohd潮喷

36V High Voltage, CMOS Analog Switch, SGM4520 Replace CD4053BPWRG4.
FEATURES

? On-Resistance:
22Ω with Single 36V Supply 

? Low Off Leakage Current: 0.01μA (TYP) 

? Low On Leakage Current: 0.01μA (TYP) 

? ±3.2V to ±18V Dual-Supply Operation 

   or
+3.2V to +36V Single-Supply Operation 

? TTL/CMOS-Logic Compatible

? Low Distortion: 0.001% (TYP)

  (RL = 600Ω, f = 1kHz)

High Off-Isolation: -82dB (TYP) 

  (RL = 50Ω, f = 1MHz) 

? Low Crosstalk: -88dB (TYP) 

  (RL = 50Ω, f = 1MHz) 

? -40℃ to +125℃ Operating Temperature Range

? Available in Green SOIC-16, SSOP-16,

  TSSOP-16
and TQFN-3×3-16L Packages







PIN CONFIGUTION
優勢替代
CD4053BPWRG CD4053BPWRG.pdf

No.12171

FEATURES

? Wide Range of Digital and Analog Signal Levels 

   Digital: 3 V to 20 V – Analog: ≤ 20 VP-P 

? Low ON Resistance, 125 ? (Typical) Over 

  15 VP-P Signal Input Range for VDD – VEE = 18 V 

? High OFF Resistance, Channel Leakage

  of ±100 pA (Typical) at VDD – VEE = 18 V 

? Logic-Level Conversion for Digital 

  Addressing Signals of 3 V to 20 V 

  (VDD – VSS = 3 V to 20 V) to Switch Analog

 Signals to 20 VP-P (VDD – VEE = 20 V) 

 Matched Switch Characteristics, rON = 5 ? (Typical) 

 for VDD – VEE = 15 V Very Low Quiescent

 Power Dissipation Under All Digital-Control 

Input and Supply Conditions, 0.2 μW 

(Typical) at VDD – VSS = VDD – VEE = 10 V 

? Binary Address Decoding on Chip 

? 5 V, 10 V, and 15 V Parametric Ratings

? 100% Tested for Quiescent Current at 20 V

? Maximum Input Current of 1 μA at 18 V

  Over Full Package Temperature Range,

  100 nA at 18 V and 25°C

? Break-Before-Make Switching Eliminates Channel Overlap


PIN CONFIGUTION
網站地圖